In Association With

Home
About Future-Fab
Download New Issue
Contact Us
Volume Archives
Editorial Panel

FUTURE FAB ARCHIVES


Cycle Time Reduction: Systematic Six-sigma Approach
(2/11/2003) Future Fab Intl. Issue 14
By Anurag Lodha, Seagate
Linda Hanson, Seagate
Print Article Print this paper
Send As Email Send as email

The impact of wafer starts methodology on wafer build cycle time is presented. The Six-Sigma process improvement approach was utilized to identify Key Process Input Variables (KPIVs) affecting wafer build cycle time, and implement methods to reduce overall cycle time with negligible impact on factory personnel or work flow. Process improvements were achieved with no additional cost. Cycle time was reduced by 10% for the initial processing stage (Stage I) in wafer build when daily wafer starts frequency was increased from two times per day to six times per day.

Cycle time improvements may be achieved by optimizing the throughput of individual manufacturing processes. The scope for improvements in cycle time related to individual processes is generally limited, however, by material and equipment factors such as tool capability, consumable material reliability, and other operational parameters[1]. Improvements at this micro-level are critical for bottleneck areas where cycle time is adversely impacted by resource constraints. Conversely, cycle time improvements at the macro-level address systemic issues involving production scheduling, planning, and capacity[2].

Please login below to access the full text of this paper. If you are not currently an online member or subscriber sign-up today, it's free. For online membership, click here.

Email:
  Remember my User ID 
 

Not a member? Sign up today, it's free.

 
 
Search




Published By:
38 Miller Avenue, Suite 9, Mill Valley, CA 94941
415.381.6800 | 415.381.6803
www.mazikmedia.com
converse@mazikmedia.com
Disclaimer | Privacy Policy