|
To take advantage of process separation,
a 3D DRAM chip would be designed
with all its bit cells on separate layers from
its support circuitry. The processing of the
two types of layers, on their separate
wafers, would be very different – each
process highly optimized for its contents.
Please login below to access the full text of this paper. If you are not currently an online member or subscriber sign-up today, it's free. For online membership, click here.
Not a member? Sign
up today, it's free.
|
