Elimination of Lead in Semiconductor Packaging

In Association With

FUTURE FAB ARCHIVES
Digital Issue Archives
	Future Visions & Current Concerns
	New Technologies & Device Structures
	Chip Architecture & Integration
	Design Implementation & Process Integration
	Manufacturing Systems & Software
	Front End of Line
	Back End of Line
	Metrology, Inspection & Failure Analysis
	Wafer Fab & Packaging Integration
	Assembly, Test & Packaging Technologies

Print Issue Archives
	Future Visions, Current Concerns
	Fab Operations
	Design for Manufacturability
	Manufacturing Productivity: Methods and Enablers
	Lithography, Equipment and Materials
	Wafer Processing
	Process Gases, Chemicals and Materials
	Metrology Failure Analysis
	Final Manufacturing
	Semiconductor Test Consortium

Visit Our Other Sites:
	futurefabconnect.com
	futurepv.com
	FEOMag.com
	MazikMedia.com

Elimination of Lead in Semiconductor Packaging
(6/29/2001) Future Fab Intl. Issue 11
By Carlo Cognetti, STMicroelectronics
Luc Petit, STMicroelectronics

	Print this paper
	Send as email

Please login below to access the full text of this paper. If you are not currently an online member or subscriber sign-up today, it's free. For online membership, click here.

Not a member? Sign up today, it's free.

Published By:

38 Miller Avenue, Suite 9, Mill Valley, CA 94941
415.381.6800 | 415.381.6803
www.mazikmedia.com
converse@mazikmedia.com
Disclaimer | Privacy Policy

FUTURE FAB ARCHIVES