Editorial Panel

We want Future Fab to be the best, so we have gone out of our way to assemble an editorial panel that we feel is the best. World-ranking technologists and consultants, these are people who have earned the respect shown to them by the industry. We thank all of them for their unfailing good humour, advice and assistance.

Click on a panel member below for a full biography.

• Pushkar Apte Vice President of Technology Programs, Semiconductor Industry Association
• Sitaram R. Arkalgud Director of Interconnect, SEMATECH
• Stephen J. Buffat Staff Research Scientist, Lockheed Martin NanoSystems
• Christian Boit Head of Semiconductor Devices at Berlin University of Technology, Germany
• William T. Chen Senior Technical Advisor, ASE (U.S.) Inc.
• Luigi Colombo TI Fellow
• Gilbert Declerck Executive Officer and Member of the Board of IMEC
• Alain Charles Diebold Empire Innovation Professor of Nanoscale Science, College of Nanoscale Science and Engineering, University at Albany; AVS Fellow; Senior Member of IEEE
• Daniel C. Edelstein IBM Fellow; Manager, BEOL Technology Strategy; T.J. Watson Research Center
• Giuseppe Fazio Advanced Process and Equipment Control Sr. Engineer, Numonyx
• Paolo A. Gargini Director of Technology Strategy for Intel Corporation
• Janice M. Golda Director, Lithography Capital Equipment Development; Intel
• Steve Greathouse Global Process Owner for Microelectronics, Plexus Corporation
• Daniel J.C. Herr Director of Nanomanufacturing Science Research, Semiconductor Research Corporation
• Lode Lauwers Director, Strategic Program Partnerships for Silicon Process and Device Technology, IMEC
• Alain E. Kaloyeros Senior Vice President and CEO; Professor of Nanoscience College of Nanoscale Science and Engineering, University at Albany
• Davide A. Lodi Baseline Defectivity & Metrology Manager, Numonyx
• Liam Madden Vice President of Silicon Technology; Xilinx, Inc.
• Peter Rabkin Director of Device and Process Technology, Sandisk Corp.
• Peter Ramm Head of Dept. Si Technology and VSI, Fraunhofer IZM, Munich
• Klaus-Dieter Rinnen Director/Chief Analyst, Dataquest
• John Schmitz Vice President, NXP Semiconductors Research
• Steven Schulz President and Chief Executive Officer Silicon Integration Initiative, Inc.
• Thomas Sonderman Vice President, Manufacturing Systems Technology; GLOBALFOUNDRIES
• Lisa Tafoya Vice President of Global Research; Global Semiconductor Alliance (GSA)
• John Warlaumont Site Executive – Albany; SEMATECH
• Alan Weber President, Alan Weber and Associates
• Jeff Wetzel Senior Member of the Technical Staff, SVTC Technologies, LLC
• Kazuyoshi "Kazu" Yamada VP, Custom SoC Solutions Strategic Business Group, NEC Electronics America, Inc.
• Ehrenfried Zschech Deputy Director Nanoanalysis and Testing, Fraunhofer Institute for Nondestructive Testing, Dresden branch, Dresden, Germany

Pushkar Apte
Vice President of Technology Programs, Semiconductor Industry Association

Dr. Pushkar Apte is currently the vice president of Technology Programs at the Semiconductor Industry Association. He received his master's and Ph.D. degrees from Stanford University in materials science and electrical engineering, and his bachelor's degree in ceramic engineering from the Institute of Technology, Varanasi, India. Dr. Apte has worked with Texas Instruments Incorporated on cutting-edge research and technology development, and with McKinsey & Company as their global semiconductor business expert.

Back to the Top

Sitaram R. Arkalgud
Director of Interconnect, SEMATECH

Dr. Sitaram R. Arkalgud is director of SEMATECH’s Interconnect Division, which focuses on new interconnect technologies for tomorrow’s advanced computer chips. Arkalgud has more than 18 years of R&D and manufacturing experience in areas within the chip industry. He is the author of more than 25 publications and holds 14 U.S. patents. He recently led a global, multinational team in developing and productizing magnetic RAM (MRAM), a novel memory technology. Prior to joining SEMATECH, Arkalgud served as Infineon’s director and project manager of the MRAM Development Alliance between Infineon and IBM. He also worked as a technology officer and product manager for Infineon. Earlier, Arkalgud functioned as a senior principal staff engineer/scientist at Motorola, Inc., working in logic and advanced memory projects. Arkalgud holds a doctorate and master’s degree in materials engineering from Rensselaer Polytechnic Institute in Troy, N.Y., and a bachelor’s degree in metallurgical engineering from Karnataka Regional Engineering College, Surathkal, India.

Back to the Top

Stephen J. Buffat
Staff Research Scientist, Lockheed Martin NanoSystems

Stephen Buffat is a staff research scientist and operations manager of the Jordan Valley Innovation Center for Lockheed Martin NanoSystems in Springfield, Mo. He is an adjunct faculty member at the Center of Applied Science and Engineering/JVIC Center at Missouri State University. Stephen is responsible for the startup and operation of Lockheed Martin’s nanotechnology facility and operation in Springfield, Mo. He has authored or co-authored numerous articles on photolithography, etch and 300 mm surface preparation process technologies.

Back to the Top

Christian Boit
Head of Semiconductor Devices at Berlin University of Technology, Germany

Christian Boit is head of the semiconductor device department of the Berlin University of Technology, an institution for research and development in the areas of device simulation, technology, characterization, and reliability, with special focus on device localization and repair from the backside of the die. He received a diploma in physics and a Ph.D. in electrical engineering on power devices, then joined Siemens AG’s Research Laboratories for Semiconductor Electronics in Munich and has been a pioneer on photo-emission. He was a delegate to the the joint IBM-Siemens 64M DRAM Development Team in East Fishkill, N.Y., and until 2002 was director of failure analysis for Infineon Technologies AG. He has contributed on various fields in technology, device characterization, and analysis, with photoemission as a center of gravity. On this topic he is a lecturer on ISTFA’s Seminar and in 1993 received the German VDE-itg Award. He is member at large of the EDFAS board of directors and a member of VDE (German Society of Electrical Engineering). He serves on the ISTFA organizing committee (2002 general chairman), on committees of ESREF and IPFA, and is chairing the EDFAS Publication Committee.

Back to the Top

William T. Chen
Senior Technical Advisor, ASE (U.S.) Inc.

William Chen (Bill) is senior technical advisor at ASE (U.S.) Inc. He is the co-chair of the ITRS Assembly and Packaging International Technical Working Group. Bill has published extensively in the fields of microelectronics packaging and mechanics of materials. He has been elected a Fellow of IEEE and a Fellow of ASME. Bill received his B.Sc. at University of London, M Sc at Brown University and Ph.D. at Cornell University.

Back to the Top

Luigi Colombo
TI Fellow

Dr. Luigi Colombo is a TI Fellow working on the Nanoelectronic Research Initiative (NRI). He has led the development of high-k dielectrics for CMOS devices, and HgCdTe for infrared detectors. He is author and co-author of over 130 publications, three book chapters, and holds over 60 U.S. patents. Dr. Colombo received his Ph.D. in materials science from the University of Rochester.

Back to the Top

Gilbert Declerck
Executive Officer and Member of the Board of IMEC

Gilbert J. Declerck is president and CEO of IMEC, Europe’s largest independent research center in the field of microelectronics, nanotechnology, enabling design methods and technologies for ICT systems. He authored and co-authored over 200 papers and conference contributions. He is a member of the Institute of Electrical and Electronics Engineers (IEEE) and of the Electrochemical Society. In 1993, he was elected Fellow of the IEEE for leadership and contributions to metal-oxide-semiconductor device physics, charge coupled device technology, and very large-scale integration processing techniques. Prior to joining IMEC, he worked at the University of Leuven, where he received his Ph.D. in electrical engineering in 1972 and became professor in 1983. In 1984, when IMEC was founded, he moved to IMEC as vice president of the advanced semiconductor processing division.

Back to the Top

Alain Charles Diebold
Empire Innovation Professor of Nanoscale Science, College of Nanoscale Science and Engineering, University at Albany; AVS Fellow; Senior Member of IEEE

Alain recently became a professor at the College of Nanoscale Science and Engineering at the University at Albany. His research will focus on the impact of nanoscale dimensions on the physical properties of materials; he also continues to work in the area of nanoelectronics metrology. He is a member of the International Metrology Technical Working Group, founder and co-chair of the U.S. Metrology Technical Working Group for the 2007 International Technology Roadmap for Semiconductors, and chair of the Manufacturing Science and Technology Group of the American Vacuum Society. He was a SEMATECH Senior Fellow, with the main focus of his activities involving metrology industry coordination. He has edited the Handbook of Silicon Semiconductor Metrology, published in June 2001; is a Panel Member for the Metrology section of Future Fab International; and, he has co-edited three books that are conference proceedings from Characterization and Metrology for ULSI Technology and its predecessor conference. He also worked at Allied Signal in the areas of molecular beam epitaxy of III-V compounds and materials characterization of a broad range of semiconductor and amorphous metal products.

Back to the Top

Daniel C. Edelstein
IBM Fellow; Manager, BEOL Technology Strategy; T.J. Watson Research Center

Dr. Edelstein is an IBM Fellow, and Manager of BEOL Technology Strategy at the T. J. Watson Research Center. He played a leadership role in IBM's industry-first "Cu Chip" technology in 1997, in the introduction to manufacturing of Cu/Low-k insulation in 2004, and most recently in the airgap wiring announcement. Dr. Edelstein received his B.S., M.S., and Ph.D. degrees in Applied Physics from Cornell University.

Back to the Top

Giuseppe Fazio
Advanced Process and Equipment Control Sr. Engineer, Numonyx

With a laurea degree in applied physics from Milan University, Giuseppe has working experience in several sectors, from research to industry, and vast experience in industrial and scientific instrumentation, as well as in the sector of components for industrial automation. After many years with ST Microelectronics, he is now in the R&D division of Numonyx. Giuseppe has authored and co-authored numerous articles, is an avid contributor at conferences and holds several patents in the semiconductor field.

Back to the Top

Paolo A. Gargini
Director of Technology Strategy for Intel Corporation

Dr. Paolo Gargini is the Director of Technology Strategy for Intel Corporation in Santa Clara, California. Dr. Gargini is also responsible for world-wide research activities conducted outside Intel for the Technology and Manufacturing Group by consortia, institutes and universities. Dr. Gargini was born in Florence, Italy and received a doctorate in Electrical Engineering in 1970 and a doctorate in Physics in 1975 from the Universita di Bologna, Italy, both with full honor and marks. He has done research at LAMEL in Bologna, Stanford Electronics Laboratory, and Fairchild Camera and Instrument Research and Development in Palo Alto from 1970 to 1977.Since joining Intel in 1978, Dr. Gargini has conducted studies on Process Reliability; he was responsible for developing the building blocks of HMOS III and CHMOS III technologies used in the 1980’s for the 80286 and the 80386 processors. In 1985 he headed the first submicron process development team at Intel. Dr. Gargini has been the Chairman of the Executive Steering Council (ESC) of I300I and, subsequently, of International Sematech from 1996 to 2000. He is now a member of the Sematech Board. Since 1998, Dr. Gargini has been the Chairman of the International Technology Roadmap for Semiconductors (ITRS). He is a member of various technical committees and technical advisory boards for organizations such as the Silicon Research Corporation (SRC), and the Technology Strategic Council (TSC) of the SIA in the US, IMEC in Europe, ASET and MIRAI in Japan. He also heads the International EUV Initiative (IEUVI), formed in 2001, that fosters cooperation and coordination among the largest EUV consortia in the world. Dr. Gargini is the facilitator of the International Consortia Cooperation Initiative (ICCI). This initiative, started in 2000, fosters exchange of information among a selected group of leading consortia and institutes in the world. In September 2003, Dr. Gargini was included by EE Times in a very selected group of Influencers of the semiconductor industry with the following motivation: “EE Times has chosen 13 people who are influencing the course of semiconductor development technology and taking it into realms that exceed the bounds set by the inventors of the transistor more than 50 years ago. With more than 25 years in the industry, Gargini is helping to navigate tough process and manufacturing waters.” Dr. Gargini initiated and became the first Chairman of the Governing Council of the Nano Electronics Research Initiative (NERC) funded in June 2005 by SIA. This Initiative is aimed at supporting and focusing research in universities toward subsequent commercialization of Nanoelectronics. NERC actively cooperates in this effort with USG organizations such as NNI, NSF, DARPA and NIST.

Back to the Top

Janice M. Golda
Director, Lithography Capital Equipment Development; Intel

Janice Golda manages an organization responsible for creating strategies and working with Intel's lithography, mask and metrology suppliers and subsuppliers to deliver equipment meeting Intel's roadmap technology, capacity and cost requirements. She is a member of the Berkeley CXRO Advisory committee, is Chairman of the Board for the EUV LLC and holds one U.S. patent. She earned her B.S. in electrical engineering from Cornell University.

Back to the Top

Steve Greathouse
Global Process Owner for Microelectronics, Plexus Corporation

Steve Greathouse is the Global Microelectronics Process Technology manager at Plexus Corporation, in Nampa, Idaho, responsible for the development and deployment of microelectronic devices worldwide for Plexus. He has published many articles on technical topics related to semiconductor packaging, failure analysis and lead-free packaging. Steve has a B.S. in electronic physics from Weber State University with advanced studies in material science and computer science.

Back to the Top

Daniel J.C. Herr
Director of Nanomanufacturing Science Research, Semiconductor Research Corporation

Daniel J.C. Herr leads a team that provides vision, guidance and leveraged support for collaborative university research in emerging nanoelectronics-related materials and assembly methods, environmentally benign high-performance manufacturing, and future factory technologies. He held senior engineering positions at Honeywell Corporation during the VHSIC program, and Shipley Company, in Japan, where he helped develop the SAL and DUV families of chemically amplified photoresists and developers. He also founded AR&D Corporation, a product design-consulting firm. Dr. Herr serves as adjunct associate professor in materials science and engineering at North Carolina State University, where he serves as a graduate thesis advisor and co-developed and teaches a graduate level course on the materials science of nanoelectronics. He also regularly teaches graduate-level courses on quality engineering. Dr. Herr provides ongoing technical leadership for several of the Semiconductor Industry Association’s Technology Working Groups, the EUV Consortium (concluded), SPIE’s Metrology conference, as chair emeritus, and several other international industry-related technical organizations. His publications cover topics from mechanistic chemistry to strategic industry trends in nanoelectronics. He also served as editor for several technical conference proceedings. Dr. Herr created a suite of product optimization software, more robust than Taguchi’s methodology, and is the inventor on several foundational patents and disclosures in defect tolerant patterning, controlled nanotube synthesis and placement, deterministic semiconductor doping, and ultimate CMOS devices.

Back to the Top

Alain E. Kaloyeros
Senior Vice President and CEO; Professor of Nanoscience College of Nanoscale Science and Engineering, University at Albany

Alain E. Kaloyeros, Ph.D., is professor, SVP and CEO of the College of Nanoscale Science and Engineering (CNSE) of the University at Albany-SUNY. He also serves as vice president and special advisor to the president for Universitywide Economic Innovation and Outreach. Dr. Kaloyeros received his Ph.D. in experimental condensed matter physics from the University of Illinois, Urbana-Champaign in 1987. He has authored and co-authored over 150 articles and contributed to eight books on topics pertaining to the science and technology of nanoelectronics and nano-optoelectronics ultrathin film materials, atomic layer vapor phase deposition processes, and nanoscale X-ray, electron, and photon-based characterization and metrology. Dr. Kaloyeros holds 13 U.S. patents. He is a past recipient of the NSF Presidential Young Investigator Award, the NSF Research Initiation Award, the Albany Foundation 1995 Academic Laureate Award, the 1997 Center for Economic Growth Enterprise Award, the 1999 Citizen of the University Award, the 2002 Outstanding Inventor Award of the SUNY RF, the R&D 100 Award for one of the Most Technologically Significant Inventions of 2001, the 2003 Excellence in the Pursuit of Knowledge Award of the SUNY Research Foundation, and the 2004 Research Foundation Partnership in Leadership Award. Dr. Kaloyeros was also the recipient of the 2005 Tech Valley Summit Mentorship, Innovation, Knowledge, and Entrepreneurship Award on behalf of CNSE's executive leadership team. He was selected for the 2003, 2005, 2007 and 2008 "Tech Valley's Hot 10," an annual list of the "top 10 movers and shakers" in New York's Capital Region compiled by the Albany-Colonie Chamber of Commerce and the Capital Region media. Dr. Kaloyeros is listed in the Marquis Who's Who in Science and Engineering, 2006-present; the AcademicKeys Who's Who in Higher Education Administration, 2005-present; and the AcademicKeys Who's Who in Sciences Higher Education, 2004-present. Dr. Kaloyeros has been actively involved in the development and implementation of New York's high tech strategy to become a global leader in the nanotechnology driven economy of the 21st century.

Back to the Top

Lode Lauwers
Director, Strategic Program Partnerships for Silicon Process and Device Technology, IMEC

Lode Lauwers has an M.S. in Electronics Engineering and a Ph.D. in Applied Sciences. He joined IMEC in 1985 as a researcher. In 1992, he became scientific advisor at IWT, and in 2000 general manager at Easics NV. He is currently Director Strategic Program Partnerships for Silicon Process and Device Technology at IMEC, managing IMEC's core partner research program on sub-32nm CMOS technologies.

Back to the Top

Davide A. Lodi
Baseline Defectivity & Metrology Manager, Numonyx

Davide Lodi graduated from Milan University in 1997, having studied solid state physics, with a thesis on shape memory alloys. Soon after, he joined STMicroelectronics, where he started as a process engineer; after becoming the manager of Wet Processes and Metrology Engineering at the NVM R&D site in Agrate, Italy, he moved to Numonyx, where he holds the same position. He has authored and co-authored several papers in both fields.

Back to the Top

Liam Madden
Vice President of Silicon Technology; Xilinx, Inc.

Liam Madden is vice president of silicon technology in the programmable platforms development (PPD) group at Xilinx, with responsibility for foundry technology, computer aided design and advanced package design. Madden joined Xilinx in 2008, bringing more than 25 years’ experience in a range of design and technology leadership positions with Digital Equipment Corp., MIPS Technologies, Inc., Microsoft Corp. (XBOX Division), and AMD. Prior to Xilinx, Madden spent two years at AMD, serving as senior fellow driving system-on-a-chip (SOC) methodology focused on integrating processors, graphics and related IP. Madden earned a BE from the University College Dublin and an MEng from Cornell University. He holds five patents in the area of technology and circuit design.

Back to the Top

Peter Rabkin
Director of Device and Process Technology, Sandisk Corp.

Dr. Peter Rabkin is currently director of Device and Process Technology at Sandisk Corp. focusing on development of novel 3D memory technologies and products. Before that, he served as program director for Advanced Technology Development at Xilinx, Inc., responsible for process-to-design integration and DFM. Prior to Xilinx, Dr. Rabkin was director of Advanced Technologies at PDF Solutions, Inc., and held a number of other senior managerial and technical positions, including roles at Hynix Semiconductor, Hyundai Electronics and Silvaco International. With over two decades in the semiconductor industry, he was involved in the development and transfer to volume production of a wide variety of semiconductor processes, devices and products, spanning from cutting-edge CMOS, to advanced memories, to devices of power electronics and high-performance heterojunction applications. Dr. Rabkin is currently an elected member of the IEEE SCV Electron Device Society Committee, and has been an editorial panel member and contributing editor of Future Fab International since 2005. He has authored and co-authored over 80 publications, and has been an invited presenter and panel member at numerous reputable technical and business forums. He also holds 13 U.S. patents. Dr. Rabkin holds a master's degree in physics from Tartu University and a Ph.D. in physics of semiconductors from the St. Petersburg Institute of Physics and Technology.

Back to the Top

Peter Ramm
Head of Dept. Si Technology and VSI, Fraunhofer IZM, Munich

Peter Ramm received the physics and Dr. rer. nat. degrees from the University of Regensburg. He worked for Siemens in the DRAM facility and joined Fraunhofer in 1988 focusing on 3D integration technologies. Dr. Ramm is head of the Silicon Technology and VSI department at Fraunhofer IZM, Munich. He has authored over 50 papers and 20 patents, and is editor of the Handbook of 3D Integration (Wiley-VCH).

Back to the Top

Klaus-Dieter Rinnen
Director/Chief Analyst, Dataquest

Klaus-Dieter Rinnen is director for Dataquest’s semiconductor and electronics manufacturing group, which covers trends and competitive positioning in semiconductor capital equipment, materials, contract manufacturing (foundry and SATS), and electronics manufacturing services. Before joining Dataquest, he was at Applied Materials and AT&T Bell Laboratories. He earned a diploma degree in physics with minors in physical chemistry and mechanical engineering in Germany and a Ph.D. in applied physics from Stanford University.

Back to the Top

John Schmitz
VP Process Technology Research, NXP Semiconductors

John Schmitz is a VP of Process Technology Research and oversees research activities in IC process and device technologies. Prior to that, he served as VP and COO for manufacturing technology of SEMATECH from April 2002 to December 2005. There he launched the Advanced Technology Development Facility (ADTF) for-profit subsidiary as well as the International SEMATECH Manufacturing Initiative (ISMI) subsidiary. Prior to coming to SEMATECH, he served as vice president and general manager of MOS4YOU in the Netherlands, Philips Semiconductors' advanced development and manufacturing unit for embedded nonvolatile memories. Schmitz joined Philips Research Labs in 1984, where he worked on various interconnect systems for advanced integrated circuits. After that he served as a director of process development at Genus Inc. He worked for two years in the joint ST-Philips development center in Crolles, France, in the development and manufacture of planarization techniques and dielectric materials as a group leader. Schmitz holds a master's degree in chemistry from Radboud University of Nijmegen, Netherlands, and a doctorate in physical chemistry from Radboud University Nijmegen. He has authored more than 45 papers in various scientific journals and has written books on IC technology, titled Chemical Vapor Deposition of Tungsten and Tungsten Silicides for VLSI/ULSI Applications, and on thermodynamics titled The Second Law of Life. He holds six patents in the areas of PECVD-TiSi2 and CVD-W.

Back to the Top

Steven E. Schulz
President and Chief Executive Officer Silicon Integration Initiative, Inc.

Since 2002, Steve Schulz has served as president and CEO of Si2, the leading worldwide consortium of semiconductor and software companies chartered to develop EDA standards. Steve was previously VP of corporate marketing for BOPS Inc. and was employed by Texas Instruments for 19 years. At TI, Steve was a Senior Member of the Technical Staff and held a wide variety of management and technical positions, including CAD strategy manager and reliability strategy manager. Representing TI, he served as chairman of the Design Sciences Technical Advisory Board for Semiconductor Research Corporation. He has vast experience in standards, having served as president of VHDL International, co-chairman of Accellera, and chairman of the VITAL and SLDL/Rosetta standards initiatives. He has authored more than 150 articles on EDA and IC design methodology, and was a founding editor of Integrated Systems Design magazine. Steve has served on numerous boards, including CADstone Inc., SCDSource.com, ProphICy Semiconductor and CMP Publications. Steve has a Bachelor of Science degree in electrical engineering from the University of Maryland at College Park, and an M.B.A. from the University of Texas at Dallas. He is an active jazz trombone musician in the Austin area.

Back to the Top

Thomas Sonderman
Vice President, Manufacturing Systems Technology; GLOBALFOUNDRIES

Thomas Sonderman is the VP of Manufacturing Systems Technology for GLOBALFOUNDRIES. He obtained a B.S. in chemical engineering from the Missouri University of Science and Technology in 1986 and an M.S. in electrical engineering from National Technological University in 1991. He is the author of 43 patents and has published numerous articles in the area of automated control and manufacturing technology.

Back to the Top

Lisa Tafoya
Vice President of Global Research; Global Semiconductor Alliance (GSA)

Lisa Tafoya brings more than 18 years of experience in market research and marketing communications to her role with GSA. In her role, Ms. Tafoya performs the strategic planning and oversees the implementation of all GSA member reports, surveys and deliverables. Additionally, she oversees all data collection and analysis, as well as global publications created and distributed by the Association, including its quarterly Fabless Fundings and Global Fabless Financial Reports and the Outsourcing and Supplier Directories. She also manages all survey activities, such as quarterly Wafer Pricing, Back-End Pricing and Design Innovation Benchmarking surveys, as well as executive surveys distributed industrywide to examine industry and business trends. Ms. Tafoya also serves as the executive editor of GSA's industry-leading journal, the GSA Forum, a quarterly magazine that examines hot topics in the semiconductor industry, GSA Forum is the premier magazine exclusively targeting the fabless, IDM and outsourcing markets and its supply chain partners. In addition, she is responsible for all of GSA's numerous committees worldwide. She manages their strategic focus and oversees the committee deliverables, including GSA's Hard IP Quality Risk Assessment Tool, MS/RF Spice Model Checklists and PDK Checklists, as well as the Standard Foundry Process Qualification Guideline (now a standard under JEDEC), as well as industry events, reports and other standards activity. Ms. Tafoya earned a bachelor's degree in business, with a major in marketing and a minor in sociology from Southern Methodist University in Dallas.

Back to the Top

John Warlaumont
Site Executive - Albany, SEMATECH

John Warlaumont has been SEMATECH's Albany Site Executive since August 2007. In this role, he is responsible for overseeing the operations and strategy of the consortium's advanced technology R&D programs in Albany, including the areas of lithography, 3D interconnect and metrology. Previously, Warlaumont was Director of Technology Strategy for IBM's Microelectronics Division. He has a Ph.D. in physics from Cornell University.

Back to the Top

Alan Weber
President, Alan Weber and Associates

Alan Weber is the president of Alan Weber and Associates, a consulting company specializing in semiconductor advanced process control, e-diagnostics, and other related manufacturing systems technologies. Before founding his own company, he was the vice president/general manager of the KLA-Tencor Control Solutions division, acquired from ObjectSpace in March 2000. While at ObjectSpace, he was responsible for all aspects of the company’s semiconductor manufacturing systems business, including development of the APC framework and its eventual commercialization and global marketing/deployment as the Catalyst APC product. Before joining ObjectSpace in early 1997, he spent eight years at SEMATECH and was responsible for advanced manufacturing systems and related standards R&D, including the CIM framework. Before that, he spent 16 years at Texas Instruments managing a variety of technology programs in the semiconductor CAD and industrial automation/control businesses, including a four-year tour of duty in Europe. He holds bachelor’s and master’s degrees in electrical engineering from Rice University.

Back to the Top

Jeff Wetzel
Senior Member of the Technical Staff, SVTC Technologies, LLC

Dr. Jeffrey (Jeff) T. Wetzel was recently appointed to the role of senior member of the Technical Staff of SVTC, LLC in Austin, Texas. His previous experience includes material characterization, tool, process and device integration at IBM, Motorola, SEMATECH, and Tokyo Electron in engineering and management roles in silicon microelectronics R&D since 1983.

Back to the Top

Kazuyoshi "Kazu" Yamada
VP, Custom SoC Solutions Strategic Business Group, NEC Electronics America, Inc.

Kazu Yamada oversees the company's custom ASIC-related business as well as engineering and system memory and power management business. In his 25-plus years with NEC companies, he has held several key positions in marketing and engineering. Mr. Yamada holds bachelor's and master's degrees in electrical engineering from the Musashi Institute of Technology in Tokyo and holds 20 patents in Japan for bipolar-related designs.

Back to the Top

Ehrenfried Zschech
Deputy Director Nanoanalysis and Testing, Fraunhofer Institute for Nondestructive Testing, Dresden branch, Dresden, Germany

Ehrenfried Zschech is the deputy director of Nanoanalysis and Testing at Fraunhofer Institute for Nondestructive Testing in Dresden, which he joined in 2009. His responsibilities include nanotesting and nanoanalysis as well as R&D in the field of nanosensors. He received his diploma degree in solid-state physics and his Dr. rer. nat. degree from Dresden University of Technology. Dr. Zschech gathered industry experience during 17 years in several technical and management positions at Airbus and AMD. He has published three books and more than 100 papers in scientific journals in the areas of solid-state physics and materials science. Dr. Zschech is honorary professor for nanomaterials at the Brandenburg University of Technology in Cottbus, Germany. In 2009, he was elected as vice president of the Federation of European Materials Societies (FEMS).

Back to the Top